TEST (x86 instruction)

In the x86 assembly language, the <b>TEST</b> instruction performs a bitwise AND on two operands. The flags <a href="/wiki/Sign_flag" class="mw-redirect" title="Sign flag">SF</a>, <a href="/wiki/Zero_flag" title="Zero flag">ZF</a>, <a href="/wiki/Parity_flag" title="Parity flag">PF</a> are modified while the result of the AND is discarded. The OF and CF flags are set to 0, while AF flag is undefined. There are 9 different opcodes for the TEST instruction depending on the type and size of the operands. It can compare 8-bit, 16-bit, 32-bit or 64-bit values. It can also compare registers, immediate values and register indirect values.

Comment
enIn the x86 assembly language, the <b>TEST</b> instruction performs a bitwise AND on two operands. The flags <a href="/wiki/Sign_flag" class="mw-redirect" title="Sign flag">SF</a>, <a href="/wiki/Zero_flag" title="Zero flag">ZF</a>, <a href="/wiki/Parity_flag" title="Parity flag">PF</a> are modified while the result of the AND is discarded. The OF and CF flags are set to 0, while AF flag is undefined. There are 9 different opcodes for the TEST instruction depending on the type and size of the operands. It can compare 8-bit, 16-bit, 32-bit or 64-bit values. It can also compare registers, immediate values and register indirect values.
Has abstract
enIn the x86 assembly language, the <b>TEST</b> instruction performs a bitwise AND on two operands. The flags <a href="/wiki/Sign_flag" class="mw-redirect" title="Sign flag">SF</a>, <a href="/wiki/Zero_flag" title="Zero flag">ZF</a>, <a href="/wiki/Parity_flag" title="Parity flag">PF</a> are modified while the result of the AND is discarded. The OF and CF flags are set to 0, while AF flag is undefined. There are 9 different opcodes for the TEST instruction depending on the type and size of the operands. It can compare 8-bit, 16-bit, 32-bit or 64-bit values. It can also compare registers, immediate values and register indirect values.
Is primary topic of
TEST (x86 instruction)
Label
enTEST (x86 instruction)
Link from a Wikipage to another Wikipage
Addressing mode
Bit numbering
Bitwise AND
Bitwise operation
Category:X86 instructions
FLAGS register
Instruction (computing)
Least significant byte
Opcode
Operand
Register (computing)
Register indirect
X86 assembly language
Xnor
SameAs
4ve3a
m.03cn64r
Q7670056
TEST (x86 instruction)
TEST (x86 명령어)
Subject
Category:X86 instructions
WasDerivedFrom
TEST (x86 instruction)?oldid=1107966446&ns=0
WikiPageLength
2350
Wikipage page ID
13918823
Wikipage revision ID
1107966446
WikiPageUsesTemplate
Template:Hardware-stub
Template:Reflist
Template:Software-stub